Skip to content

EE Talk @ The Technic Alley

It's all science, technically speaking …

  • EE Talk
  • About
  • Technic Alley

Category: Social

Posted in EE-General Social

Veryl 0.13.0 release

 editor  September 14, 2024  Leave a Comment on Veryl 0.13.0 release
Continue Reading
Posted in Social SystemVerilog

What you like and dislike about SystemVerilog

 editor  September 14, 2024  Leave a Comment on What you like and dislike about SystemVerilog
Continue Reading

Translate

Latest Posts

  • Verilog/SystemVerilog: Why use structs?
  • Design Example: CPU Registers 01
  • SystemVerilog: `define gotchas
  • Chisel: A Language for Software Defined Hardware
  • Design Example: ALU 01 Testbench (alu_01_tb_01)
  • Veryl 0.13.0 release
  • What you like and dislike about SystemVerilog
  • SystemVerilog: Source Order Execution
  • Design Example: Traffic Lights 01
  • Design Example: ALU 01
  • Design-Reuse, Portable Design, Retargetable Design, IP
  • Verilog::Preproc – The Handy Verilog Preprocessor
  • EE and Hardware Design/Verification

Search by keywords

Browse categories

Pages

  • About
  • SystemRDL
    • SystemRDL:Component:Field
    • SystemRDL:Component:Register

Search by tags

ASIC design reuse IP macro portable design preprocessor RTL SystemVerilog Verilog Verilog-Perl vppreproc
  • EE Talk
  • About
  • Technic Alley

Copyright © 2025 EE Talk @ The Technic Alley

Design by ThemesDNA.com

 
Tweet