Skip to content

EE Talk @ The Technic Alley

It's all science, technically speaking …

  • EE Talk
  • About
  • Technic Alley

Tag: RTL

Posted in Design Example SystemVerilog Verilog

Verilog/SystemVerilog: Why use structs?

 editor  June 16, 2025  Leave a Comment on Verilog/SystemVerilog: Why use structs?

“Why do we need structs when we can represent all…

Continue Reading
Posted in Design Automation Verilog

Verilog::Preproc – The Handy Verilog Preprocessor

 editor  December 2, 2012  Leave a Comment on Verilog::Preproc – The Handy Verilog Preprocessor

I have been developing some tools at work to generated…

Continue Reading

Translate

Latest Posts

  • Verilog/SystemVerilog: Why use structs?
  • Design Example: CPU Registers 01
  • SystemVerilog: `define gotchas
  • Chisel: A Language for Software Defined Hardware
  • Design Example: ALU 01 Testbench (alu_01_tb_01)
  • Veryl 0.13.0 release
  • What you like and dislike about SystemVerilog
  • SystemVerilog: Source Order Execution
  • Design Example: Traffic Lights 01
  • Design Example: ALU 01
  • Design-Reuse, Portable Design, Retargetable Design, IP
  • Verilog::Preproc – The Handy Verilog Preprocessor
  • EE and Hardware Design/Verification

Search by keywords

Browse categories

Pages

  • About
  • SystemRDL
    • SystemRDL:Component:Field
    • SystemRDL:Component:Register

Search by tags

ASIC design reuse IP macro portable design preprocessor RTL SystemVerilog Verilog Verilog-Perl vppreproc
  • EE Talk
  • About
  • Technic Alley

Copyright © 2025 EE Talk @ The Technic Alley

Design by ThemesDNA.com

 
Tweet