Home
About
Technic Alley Central

Technic Alley: EE

Electrical Engineering Hub

EE Home
About
Technic Alley Central

Search for:

Posted in EE-General

EE and Hardware Design/Verification

editor February 25, 2011 Leave a comment

Watch this site for discussion on EDA, system design, validation, etc.

Share:

Author: editor

Related Articles

Design-Reuse, Portable Design, Retargetable Design, IP
The Red Herring in the Machine: How Expectations Can Sabotage System Testing
Veryl 0.13.0 release

Post navigation

Verilog::Preproc – The Handy Verilog Preprocessor →

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Comment *

Name *

Email *

Website

Save my name, email, and website in this browser for the next time I comment.

Δ

Read in your language

Explore an Alley

▼

Current: Detecting...

Search by keywords

Search for:

Browse by categories

Browse by categories

Search by tags

AI (1) ASIC (2) debugging (1) design reuse (1) IP (1) macro (1) portable design (1) preprocessor (1) RTL (2) SystemVerilog (4) testing (1) Verilog (4) Verilog-Perl (1) VHDL (1) vppreproc (1)

Advertisements

Featured Posts

The Source of Truth: Why SystemRDL is the Backbone of Modern SoC Design

Chisel: A Language for Software Defined Hardware

Design Example: ALU 01 Testbench (alu_01_tb_01)

Veryl 0.13.0 release

What you like and dislike about SystemVerilog

SystemVerilog: Source Order Execution

Design Example: Traffic Lights 01

Design Example: ALU 01

Design-Reuse, Portable Design, Retargetable Design, IP

Verilog::Preproc – The Handy Verilog Preprocessor

Advertisements

Copyright © 2026 Technic Alley: EE

Design by ThemesDNA.com