Posted in Design Example SystemVerilog Verilog

Verilog/SystemVerilog: Why use structs?

“Why do we need structs when we can represent all our ports and internal signals with wires, registers, and logic type?” This is one of…

Continue Reading...
Posted in Design Automation Verilog

Verilog::Preproc – The Handy Verilog Preprocessor

I have been developing some tools at work to generated Verilog macros to automate some aspects of an ASIC design implemented in Verilog. Some of…

Continue Reading...