Posted in Design Automation EE-General Reusable Designs

Design-Reuse, Portable Design, Retargetable Design, IP

Design reuse is not a new concept. This is something that the software folks have been doing very effectively for decades. Naturally, it makes a…

Continue Reading...
Posted in Design Automation Verilog

Verilog::Preproc – The Handy Verilog Preprocessor

I have been developing some tools at work to generated Verilog macros to automate some aspects of an ASIC design implemented in Verilog. Some of…

Continue Reading...