Posted in Design Automation Methodology Reusable Designs SystemVerilog

Building the Machine that Builds the Machine: Escaping the RTL Trap with Software Abstraction

TL;DR: Faced with an impossible directive—scaling a complex RTL sub-system into a reusable IP for five concurrent ASICs with a team of only eight designers—we…

Continue Reading...
Posted in Design Automation EE-General Reusable Designs

Design-Reuse, Portable Design, Retargetable Design, IP

Design reuse is not a new concept. This is something that the software folks have been doing very effectively for decades. Naturally, it makes a…

Continue Reading...