Posted in Design Automation Methodology Reusable Designs SystemVerilog

Building the Machine that Builds the Machine: Escaping the RTL Trap with Software Abstraction

TL;DR: Faced with an impossible directive—scaling a complex RTL sub-system into a reusable IP for five concurrent ASICs with a team of only eight designers—we…

Continue Reading...